Comment
Comment by fesens
His claims are indeed correct;
Yes, you got my point tks!;
AND the loop produced architecture gains that are not exclusive to the GoWin FPGA (CoreMark/Mhz is higher than VexRiscV)
No comments yet
Be the first to share your thoughts.