Joined 2 years ago
But all open FPGA projects miss the IO required for a good design. They do not have any serdes hardware nor DDR IO cells.