Comment by retroencabulato

I wish he would comment more on what he finds wrong with HDLs?

I fail to understand why using a HDL for a digital ASIC is fine, but using one for a FPGA in the context of acceleration is not.