I remember earlier AMD processors, supporting SSE1 (with the CPUID bit on), but this was so slow to be unusable in practice, slower than general instructions.
In this case, the optimal thing to do was not to use these instructions despite the processors claiming support.
In this case, the optimal thing to do was not to use these instructions despite the processors claiming support.