Comment by amstan

Just to close the loop, AXI bus[1] refers to a very common implementation, in the gateware/verilog, of a MIMO.

[1] https://en.wikipedia.org/wiki/Advanced_eXtensible_Interface