Comment by p_l

I'd say the insane bus arrangements on released chips (unrelated to ISA itself) had more to say there - the 3 & 4 bus configurations only make sense if you're throwing a bunch of extra chips onto it to make a proper CPU module that will expose sensible single bus to the world. Instead you effectively got a harvard architecture design in way that is least helpful.