Comment by harrouet

I am talking about reconfigurable gates to implement an LLM in silicon, i.e. an FPGA...