Comment Comment by aftbit Does anyone know why the jal RISC-V instruction scrambles it bits in this way?https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html... parent aftbit 6 months ago
https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html...