A arxiv.org Vectorization of Verilog Designs and its Effects on Verification and Synthesis 35 points matt_d 7 months ago 6 comments
