Comment by 0xsn3k

super cool! i wonder how difficult it would be to recreate the entire chip at logic gate level in, say, VHDL or Verilog