The pipeline stages (say: fetch, decode, execute, memory access, register write back), are organised "parallel in space" as transistors on chip. The point of having a pipeline is so the stages can execute "parallel in time".
More generally, parallel in space is interesting because it is a necessary precondition for parallel in time.
More generally, parallel in space is interesting because it is a necessary precondition for parallel in time.