Comment by koalala

i've been looking into doing this, the basic algorithms you can get from research, but building a top of the line FPGA design for this is beyond my capabilities as a single engineer, does anyone know of anyone doing this with just some really well optimized c++?