Comment by tangentstorm

Is this something you can actually configure on modern processors, or is it more hypothetical advice for future chip makers?