Comment by aDfbrtVt

I'm very surprised by the reported cost to verification. One of the major reasons to move to a high level synthesis design strategy is to ensure equivalence between your models and RTL.

I have experience with C++ HLS and it has enabled massive reductions in verification time.