Comment by rathel

The whole digital ASIC synthesis flow revolves around timing closure i.e. satisfying setup and hold at max possible clock speed.

I guess we may even have to invent a new HDL to pursue asynchronous paradigm efficiently.