Comment by gruez

>We fuzzed that function and found out that it does not give consistent results between Intel and AMD CPUs when SSE2 instructions are used.

I'm sad this wasn't investigated further. Was one of the implementations not standards compliant?