Comment Comment by Dolu Checkout SpinalHDL it keep much more of your hardware description semantic inside the generated Verilog parent Dolu 8 years ago
