Comment by ot

> it'd lead to things like the cost of cache misses being assigned to instructions that have nothing to do with memory access.

But this happens all the time with perf. I often see cache misses attributed to a jump dependent on a data load.