Comment by bem94

Cool project! I see lots of toy RISC CPUs but rarely anything CISCy. This sort of thing is great as a house-keeping core for bigger RTL designs, especially as it is synthesis-able.

Are you planning to extend the ISA at all?