Comment by r00t-

The time it would take to debug and correct your Verilog code would greatly exceed the extra time needed to write in VHDL, in my opinion.