Comment by Coding_Cat

With how big these chips are getting, I wonder if the next iteration will have an HBM last-level cache on chip.