Something I was unaware of: single bit (correctable) read errors are not immediately repaired in NAND. Subsequent in-error reads are repeatedly processed by ECC on the fly, while the media rewrite is scheduled for sometime later.
This inflates the observed correctable error rate to some extent.
This inflates the observed correctable error rate to some extent.